

TITLE OF THE INVENTION

SEMICONDUCTOR DEVICE AND METHOD FOR MANUFACTURING THE
SAME

BACKGROUND OF THE INVENTION

5 The present invention relates to a semiconductor device and a method for manufacturing the same and, more specifically, to a dicing (scribing) technique for separating or dividing a semiconductor wafer into chips (or pellets).

10 In the field of manufacture of semiconductor devices, CMP (Chemical Mechanical Polishing) has conventionally been known as a technique of flattening the surface of a film. The CMP has an advantage particularly in smoothening and flattening the surface
15 of a film widely; however, it has the following problem. When an insulation film is formed in order to fill a recess portion and all the insulation film except that in a recess portion is removed by the CMP, the surface of the insulation film can be flattened in accordance
20 with the depth of the recess portion if the width of the recess portion is small. If, however, the width of the recess portion is large (e.g., 1.5 μm or more), the insulation film in the recess portion is cut too much and a film reduction phenomenon called dishing occurs.

25 FIG. 1 illustrates a semiconductor memory device to explain a prior art countermeasure against the dishing.

The semiconductor memory device is usually

10009959 120501
T0502T 0568001

obtained by dividing a semiconductor wafer 101 into a plurality of semiconductor chips 102 and separating the chips along a dicing line 103.

5 A TEG (Test Element Group) is generally provided on the dicing line 103. It is therefore unfavorable that the flatness of an insulation film be degraded by dishing even on the dicing line 103.

10 As one method for remedying the dishing on the dicing line 103, it can be thought that a laminated film 104 is formed on the major surface (within a so-called dicing region) of the semiconductor wafer 101, corresponding to the dicing line 103.

15 More specifically, in the semiconductor chip, a first insulation film (e.g., an SiO_2 film) 111 is buried in the major surface portion of the semiconductor wafer 101 corresponding to the dicing line 103, to form an element isolation region 112 having an STI (Shallow Trench Isolation) structure, and then a gate electrode portion 113 of a selective transistor
20 serving as a word line is formed on the major surface of the wafer 101 corresponding to the semiconductor chip 102.

25 The gate electrode portion 113 is constituted as follows. A polysilicon film 115 having a thickness of about 1000\AA is formed on a gate oxide film 114 and a Wsi film (tungsten silicide film) 116 having a thickness of about 500\AA is formed on the polysilicon

At the same time when the gate electrode portion 113 is formed, the laminated film 104 of the gate oxide film 114, polysilicon film 115, WSi film 116 and SiN film 117 is formed on the first insulation film 111.

After that, a W (tungsten) film having a thickness of about 2500Å is deposited on the second insulation film 119 so as to fill the opening portion 120 and then patterned to form a bit line 121 and a diffusion layer contact portion 122 integrally with each other as one component.

25 A third insulation film (e.g., SiO₂ film) 123 is deposited on the whole surface of the resultant structure and then the surface of the film 123 is

A fourth insulation film (e.g., SiO₂ film) 124 is deposited on the entire surface of the third insulation film 123, and the surface of the film 124 is flattened by CMP so as to have a thickness of approximately 5000Å. Then, an opening portion 125 communicating with the bit line 121 is formed in the fourth insulation film 124.

A wiring groove 128 communicating with the bit line contact portion 126 is formed in the fifth insulation film 127 and filled with an Al/Cu (aluminum/copper) film to form a wiring layer (first metal layer) 129 serving as a fuse layer.

A sixth insulation film (e.g., SiO₂ film) 130 having a thickness of 3000Å or more is deposited on the entire surface of the resultant structure and its surface is flattened by CMP. Then, an opening portion 131 communicating with the wiring layer 129 is formed in the sixth insulation film 130.

10008958-120501

5 Thereafter, a seventh insulation film (e.g., TEOS = Tetra Ethoxy Silane film) 132, an eighth insulation film (e.g., SiN film) 133, and a passivation film (e.g., PI film = polyimide film) 134 are deposited in order on the entire surface of the resultant structure. An opening portion 135 connecting with the opening portion 131, is formed in the passivation film 134, eighth insulation film 133, seventh insulation film 132 and sixth insulation film 130 by RIE (Reactive Ion Etching).

15 Simultaneously, parts of the passivation film 134, eighth insulation film 133, seventh insulation film 132 and sixth insulation film 130 are removed by RIE to form the dicing line 103.

20 In this case, the sixth insulation film 130 is etched, with a thickness of at least 3000Å left, such that the total thickness of the insulation films 119, 123, 124, 127 and 130 on the laminated layer 104 is 18500Å.

25 Part of each of the opening portions 131 and 135 is filled with the Al/Cu film to form a power supply wiring layer (second metal layer) 136 and concurrently a plurality of chips 102.

30 After that, the semiconductor wafer 101 is diced along the dicing line 103 and cut into the chips (pellets) 102 by a cut portion 137 and, in other words, a plurality of semiconductor memory device can be

In a semiconductor memory device so obtained, the laminated film 104 is provided on the major surface of the semiconductor wafer 101 corresponding to the dicing line 103. It is thus possible to prevent dishing when the surface of the third insulation film 123 is flattened by CMP.

Although the laminated film 104 remedies dishing on the dicing line 103, stress is easy to concentrate on the insulation film on the dicing line 103 at the time of dicing, thus causing a problem in which a crack 138 easily occurs in the insulation film formed on the dicing line 103. The occurrence of the crack on the dicing line 103 is not so serious. If, however, the insulation film on the dicing line 103 is chipped and dropped due to the crack 138 caused on the insulation film, the chipped film becomes a crack waste and then a pollution source in the subsequent process. If, in particular, the crack waste is large and moves onto the semiconductor chip 102, its influence becomes more serious.

If all the insulation film on the dicing line 103

5

BRIEF SUMMARY OF THE INVENTION

10

15

20

25

According to a second aspect of the present invention, there is provided a method for manufacturing a semiconductor device comprising a step of forming a plurality of semiconductor chips each having a gate portion on a semiconductor substrate and a step of forming a projected dummy pattern in a dicing region between the semiconductor chips in order to prevent a large waste from being caused by a crack during a dicing operation for separating the semiconductor chips from the semiconductor substrate.

According to a third aspect of the present invention, there is provided a method for manufacturing a semiconductor device comprising a step of forming an element isolation region on a semiconductor substrate to provide an element region and a dicing region, a step of laminating a polysilicon film and a WSi film on the semiconductor substrate with a gate oxide film interposed therebetween, a step of patterning the polysilicon film and the WSi film, and a step of forming a SiN film on the WSi film, forming a gate portion of a semiconductor chip in the element region, and forming a projected dummy pattern in the dicing region in order to prevent a large waste from being generated due to a crack in a dicing operation.

According to a fourth aspect of the present invention, there is provided a method for manufacturing

10008958-120504

5 a semiconductor device comprising a step of forming an element isolation region on a semiconductor substrate to provide an element region and a dicing region, a step of forming a protection film on the semiconductor substrate, and a step of patterning the protection film to form a projected dummy pattern in the dicing region in order to prevent a large waste from being generated due to a crack in a dicing operation.

10 According to a fifth aspect of the present invention, there is provided a method for manufacturing a semiconductor device comprising a step of forming an element isolation region on a semiconductor substrate to provide an element region and a dicing region, a step of laminating a polysilicon film and a WSi film on the semiconductor substrate with a gate oxide film interposed therebetween, a step of patterning the polysilicon film and the WSi film, a step of forming a SiN film on the WSi film, forming a gate portion of a semiconductor chip in the element region, and forming a first dummy pattern in the dicing region, a step of forming a protection film on the semiconductor substrate, and a step of patterning the protection film to form a second dummy pattern in the dicing region.

25 In a semiconductor device so constituted and a method for manufacturing the same, stress can be prevented from concentrating upon an insulation film on a dicing line at the time of dicing. The insulation

[illegible]

5

10

15

20

25

FIG. 2A is a schematic plan view of the configuration of a semiconductor wafer according to a first embodiment of the present invention;

FIG. 2B is an enlarged view of the semiconductor wafer of FIG. 2A;

FIG. 3 is a cross-sectional view schematically showing the main part of a semiconductor memory of the present invention;

FIGS. 4A to 4U are cross-sectional views showing a semiconductor wafer in order to explain a method for manufacturing a semiconductor memory of the present invention;

FIG. 5 is a schematic cross-sectional view showing the main part of a semiconductor memory according to a second embodiment of the present invention;

FIG. 6 is a schematic cross-sectional view of the main part of a semiconductor wafer according to a third embodiment of the present invention;

FIG. 7 is a schematic cross-sectional view of the main part of a semiconductor wafer according to a fourth embodiment of the present invention;

FIG. 8 is a schematic cross-sectional view of the main part of a semiconductor wafer according to a fifth embodiment of the present invention; and

FIG. 9 is a schematic cross-sectional view of the main part of a semiconductor wafer according to a sixth embodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

Embodiments of the present invention will now be described with reference to the accompanying drawings.

(First Embodiment)

FIGS. 2A and 2B illustrate the configuration of a semiconductor wafer according to a first embodiment of the present invention. FIG. 2A is a schematic plan
5 view of the semiconductor wafer, while FIG. 2B is an enlarged view of part of the wafer. In the first embodiment, a dummy pattern is applied to a dicing line of a semiconductor memory.

As illustrated in FIG. 2A, a plurality of
10 semiconductor chips 1, which serve as a semiconductor memory device, are formed on a semiconductor wafer (semiconductor substrate) 10. A crack stopper 1a is provided on the top surface of each of the semi-
conductor chips 1 and along the circumference of
15 thereof. A plurality of electrode pads 1b are arranged substantially at regular intervals inside the crack stopper 1a.

A dicing line (recess portion) 2 is interposed
between adjacent semiconductor chips 1 and provided
20 with a plurality of dummy patterns 18 along the direction of dicing as shown in FIG. 2B.

According to the configuration of the wafer, the semiconductor wafer 10 is diced along the dicing lines 2 and divided into semiconductor chips (pellets) 1,
25 resulting in a plurality of semiconductor memory device at the same time.

FIG. 3 illustrates the structure of the foregoing

10008958-120501

semiconductor memory device. In this semiconductor memory device, part of the dicing line 2 remains on the circumference of the chip 1.

More specifically, a first insulation film (e.g., SiO₂ film) 11 is selectively buried in the major surface portion of the semiconductor wafer 10 to form an element isolation region 12 having an STI (Shallow Trench Isolation) structure (the width of which is 1.5 μ m or less).

A gate electrode portion 13 of a selective transistor, which serves as a word line of the semiconductor memory, is formed on the major surface of the wafer 10. The gate electrode portion 13 has a laminated structure in which a polysilicon film 15 is formed on a gate oxide film 14, a Wsi film 16 is formed on the film 15, and their peripheral portions are covered with a SiN film 17 serving as a cap material.

On the other hand, at least one dummy pattern 18 is formed on the major surface of the wafer 10 within a dicing region 10b remaining around the chip 1 and serving as the dicing line 2. The dummy pattern 18 is provided between the element isolation regions 12 substantially in a projected fashion and has almost the same wiring structure as that of the gate electrode portion 13.

A diffusion layer 19 serving as a source or a drain is formed on that major surface portion in the

10003953-120501

element region 10a of the semiconductor wafer 10 which is adjacent to the gate electrode portion 13.

5 A second insulation film (e.g., SiO₂ film) 20 is formed on the major surface of the semiconductor wafer 10. A diffusion layer contact portion 23 communicating with the diffusion layer 19, is provided on the second insulation film 20.

10 A third insulation film (e.g., SiO₂ film) 24 is formed on the second insulation film 20. A bit line 22 connecting to the diffusion layer contact portion 23 is formed on the third insulation film 24.

15 A fourth insulation film (e.g., SiO₂ film) 25 is formed on the third insulation film 24. A bit line contact portion 27 communicating with the bit line 22 is provided on the fourth insulation film 25.

20 A fifth insulation film (e.g., SiO₂ film) 28 is formed on the fourth insulation film 25. A wiring layer (first metal layer) 30 connecting to the bit line contact portion 27 and serving as a fuse layer, is provided on the fifth insulation film 28.

A sixth insulation film (e.g., SiO₂ film) 31 is formed on the fifth insulation film 28. An opening portion 32 is formed in the sixth insulation film 31 so as to reach the wiring layer 30.

25 A seventh insulation film (e.g., TEOS film) 33, an eighth insulation film (e.g., SiN film) 34, and a passivation film (e.g., PI film) 35 are formed in order

1000858 12501
10501 8580001

An opening portion 36 reaching the opening portion 32 is formed in the films 31, 33, 34 and 35 within the element region 10a. A wiring layer (second metal layer) 37 for applying a power supply voltage, which is connected to the wiring layer 30, is provided in the opening portion 32.

In the dicing region 10b, the seventh and eighth insulation films 33 and 34, passivation film 35 and part of the sixth insulation film 31 are removed to form the dicing line 2.

The semiconductor wafer 10 is diced along the dicing line 2 and thus cut from a cut portion 38, resulting in a semiconductor memory device.

15 A method for manufacturing a semiconductor memory
device having the above constitution will now be
described with reference to FIGS. 4A to 4U.

First, a first insulation film 11 is selectively buried in the major surface portion of a semiconductor wafer 10 to form an element isolation region 12 having an STI structure with a width of 1.5 μm or less, and the semiconductor wafer 10 is divided into an element region 10a for forming a semiconductor chip 1 and a dicing region 10b serving as a dicing line 2 (see FIG. 4A). Though not shown, the element isolation region 12 is formed in the element region 10a as well as in the element region 10b and used for element

isolation.

Then a gate electrode portion 13 of a selective transistor, which serves as a word line of the semiconductor memory, is formed on the major surface of the semiconductor wafer 10 within the element region 10a. At the same time, in the dicing region 10b, a plurality of dummy patterns each having substantially the same wiring structure as that of the gate electrode portion 13 and a width of about $1.5 \mu\text{m}$, are formed on the major surface of the wafer 10 between adjacent element isolation regions 12. In other words, a gate oxide film 14 is grown on the major surface of the semiconductor wafer 10, a polysilicon film 15 having a thickness of about 1000\AA is formed on the entire surface of the film 14, and a Wsi film 16 having a thickness of about 500\AA is formed on the film 15 (see FIG. 4B).

The polysilicon film 15 and Wsi film 16 are patterned using a resist film 51 as a mask (see FIG. 4C). After the film 15 is removed, a SiN film 17 having a thickness of about 2000\AA is formed on the entire surface of the resultant structure (see FIG. 4D). The SiN film 17 is patterned using a resist film 52 as a mask and the gate oxide film 14 projected from the surface of the wafer 10 is eliminated (see FIG. 4E).

Thus, the gate electrode portion 13, which is constituted by laminating the polysilicon film 15 and

10002958 120501

Wsi film 16 and then covering their peripheral portions with the SiN film 17 serving as a cap material, is formed on the gate oxide film 14 on the major surface of the wafer 10 in the element region 10a and, at
5 the same time, the dummy patterns 18 each having substantially the same wiring structure as that of the gate electrode portion 13 are formed on the major surface of the wafer 10 between the element isolation regions 12 in the dicing region 10b.

10 The dummy patterns 18 are arranged in parallel with each other along the dicing direction. Using the dummy patterns 18, a TEG (not shown) for test evaluation is formed.

15 After that, impurities are ion-implanted using a resist film 53 as a mask to form a diffusion layer 19 serving as a source or a drain in that major surface portion of the semiconductor wafer 10 which is adjacent to the gate electrode portion 13 within the element region 10a (see FIG. 4F).

20 After the resist film 53 is removed, a second insulation film 20 is deposited on the entire surface of the resultant structure and its surface is flattened by CMP (see FIG. 4G). In this case, the second insulation film 20 is so formed that its thickness is
25 about 5000Å on the dummy patterns 18.

Using a resist film 54 as a mask, an opening portion 21 communicating with the diffusion layer 19 is

10008958.120501

After the resist film 54 is removed, a tungsten (W) film having a thickness of about 2500Å is evaporated onto the second insulation film 20 so as to fill the opening portion 21. The tungsten film is then patterned to form a bit line 22 and a diffusion layer contact portion 23 integrally as one component (see FIG. 4I).

15. A fourth insulation film 25 is formed on the entire surface of the resultant structure and its surface is flattened by CMP (see FIG. 4K). In this case, it is formed such that its thickness is set to about 5000Å.

20 Thereafter, an opening portion 26 communicating with the bit line 22 is formed in the fourth insulation film 25 by RIE using a resist film 55 as a mask (see FIG. 4L). The opening portion 26 is filled with the tungsten film to form a bit line contact portion 27 communicating with the bit line 22 (see FIG. 4M).

25 After that, a fifth insulation film 28 is deposited on the entire surface of the resultant structure and its surface is flattened by CMP so as to

have a thickness of about 3000Å on the bit line contact portion 27 (see FIG. 4N). Using a resist film 56 as a mask, a wiring groove 29 communicating with the bit line contact portion 27 is formed in the fifth insulation film 28 by RIE (see FIG. 4O). The wiring groove 29 is filled with an Al/Cu film to form a wiring layer serving as a fuse layer (see FIG. 4P).

After a sixth insulation film 31 having a thickness of 3000Å or more is deposited and its surface is flattened by CMP (see FIG. 4Q). Then, using a resist film 57 as a mask, an opening portion 32 communicating with the wiring layer is formed in the sixth insulation film 31 by RIE (see FIG. 4R).

After the resist film 57 is removed, a seventh insulation film 33, an eighth insulation film 34 and a passivation film 35 are deposited in order on the entire surface of the resultant structure (see FIG. 4S). Using a resist film 58 as a mask, an opening portion 36 communicating with the opening portion 32 is formed by RIE in the passivation film 35, eighth insulation film 34, seventh insulation film 33 and sixth insulation film 31 (see FIG. 4T).

At the same time, the passivation film 35, eighth insulation film 34, seventh insulation film 33 and part of the sixth insulation film 31 are removed from above the dummy patterns to form a dicing line 2 having a width of 150 μm. In this case, the sixth insulation

1000953-12501

film 31 is removed by etching, leaving a thickness of at least 3000Å such that the total thickness of the insulation films 20, 24, 25, 28 and 31 is set to about 18500Å on the dummy patterns 18. Then, the opening
5 portion 32 and part of the opening portion 36 are filled with an Al/Cu film to form a wiring layer 37 for applying a power supply voltage, resulting in a plurality of semiconductor chips (see FIG. 4U).

After that, the semiconductor wafer 10 is diced along the dicing line 2 and thus cut from a cut portion 38 (having a width of 40 μm, for example), thereby separating the semiconductor chips 1 from each other and completing a plurality of semiconductor memory device at the same time.

15 Since the projected dummy pattern 18 is formed on the dicing line 2, stress can be prevented from concentrating upon the insulation film formed on the dicing line when the wafer is diced. Even though a crack occurs, the insulation film can be prevented from
20 being chipped greatly. Consequently, even when a crack waste, which will become a pollution source in the subsequent step, is generated, the influence thereof upon the semiconductor chips 1 can be reduced.

As described above, the stress caused when a
25 semiconductor wafer is diced can be dispersed on the insulation film on the dicing line, in other words, a plurality of dummy patterns are provided on the dicing

10008953-120501

line in order to prevent a large waste from being generated due to a crack of the insulation film. The insulation film can thus be prevented from being cracked greatly. Even though a crack occurs, a crack waste can be minimized. Therefore, the defectives due to the large waste can be decreased and the influence of the crack waste upon the semiconductor chips can be minimized, resulting in greatly improving in yield and reliability of semiconductor products.

Since, furthermore, the crack waste can be minimized, the range within which the crack occurs can be narrowed, making it possible to decrease the width (150 μm) of the existing dicing line in about half (80 μm or less). Since, therefore, the semiconductor chips can be arranged closer to each other on the semiconductor wafer, the number of chips per wafer can be increased and the manufacturing costs can be lowered.

The dummy patterns create the same effect as that of the prior art case with respect to not only the minimization of crack wastes but also the dishing on the dicing lines. In other words, the dishing can be prevented when at least the surface of the third insulation film is flattened by CMP.

In particular, the distance between the dummy patterns, i.e., the width of the element isolation region has only to be 1.5 μm or 1 ss. If this condition is satisfied, the dishing can be prevented

10008958-120501

Since, moreover, the range within which a crack occurs can be narrowed, the crack stopper (which is constituted of bit line 22, diffusion layer contact portion 23, bit line contact portion 27, and wiring layers 30 and 37) 1a can be deleted, with the result that the semiconductor chips can easily be miniaturized.

(Second Embodiment)

20 In the second embodiment, a plurality of dummy
patterns 18 are formed on part of a dicing region
10b remaining on the circumference of a semiconductor
chip 1. This constitution can easily be achieved
by adjusting the widths of a dicing line 2, a cut
25 portion 38, a dummy pattern 18, and an element
isolation region 12.

Sinc , in this constitution, too, the dummy

patterns 18 prevent stress from being concentrated on an insulation film when a wafer is diced, substantially the same advantage as that of the first embodiment can be expected.

5 The present invention is not limited to a plurality of dummy patterns. For example, even when a single dummy pattern is formed, substantially the same advantage as that of the first embodiment can be expected.

10 (Third Embodiment)

FIG. 6 is a schematic cross-sectional view of a semiconductor wafer according to a third embodiment of the present invention in which a single dummy pattern is formed on a dicing line.

15 In the third embodiment, an almost projected single dummy pattern 18' having substantially the same wiring structure as that of a gate electrode portion of a selective transistor, is formed in parallel with the dicing direction between element isolation regions 12
20 having an STI structure each provided at an end portion of the major surface of a semiconductor wafer 10 within a dicing region 10b.

25 In this constitution, too, the stress applied when the wafer is diced can be dispersed on the insulation film. Substantially the same advantage as that of the foregoing first embodiment can thus be expected.

The present invention is not limited to a dummy

10008953-120501

pattern having substantially the same wiring structure as that of the gate electrode portion of the selective transistor. For example, the object of the present invention can sufficiently be attained even when the insulation film on the dicing line is used as a dummy pattern.

(Fourth Embodiment)

FIG. 7 is a schematic cross-sectional view of a semiconductor wafer according to a fourth embodiment of the present invention. In this wafer, a plurality of dummy patterns 41 including at least a passivation film (protection film) 35 are formed by patterning an eighth insulation film 34, a seventh insulation film 33 and part of a sixth insulation film 31 in a projected fashion in parallel with the dicing direction.

In the fourth embodiment, any distance between dummy patterns 41 and any width of each of the dummy patterns can be employed if the stress applied when the wafer is diced can be dispersed on the insulation films.

In particular, in the fourth embodiment, not only a crack waste can be minimized, but also a thick passivation film 35 formed on the insulation film prevents a crack waste from being scattered.

The present invention is not limited to the case where either the dummy patterns 18 (FIGS. 3 and 5) and 18' (FIG. 6) having substantially the same wiring structure as that of the gate electrode portion of the

10008958 120501

(Fifth Embodiment)

10 In the fifth embodiment, too, the distance between adjacent dummy patterns has only to be set to 1.5 μm or less. If this condition is satisfied, it does not matter whatever width the dummy patterns 18 and 41 have.

(Sixth Embodiment)

In the sixth embodiment, too, it does not matter whatever width the dummy patterns 41 have.

The structure of the wafer according to the fifth and sixth embodiments prevents dishing and a synergistic effect between the dummy patterns 18 and 18' and dummy patterns 41 produces a greater advantage of preventing a large waste from being generated.

5

10

15

25

shown and described herein. Accordingly, various modifications may be made without departing from the spirit or scope of the general inventive concept as defined by the appended claims and their equivalents.

10008958-120501